Product category: Intellectual Property Cores
News Release from: Tensilica | Subject: Diamond Standard VDO (ViDeO) processor engines
Edited by the Electronicstalk Editorial Team on 07 December 2006
Four video processor engines introduced
Tensilica has introduced four new Diamond Standard VDO (ViDeO) processor engines customised for multi-standard, multi-resolution video in System-on-Chip (SOC) designs.
for ystem-on-Chip (SOC) designs Tensilica has introduced four new Diamond Standard VDO (ViDeO) processor engines customised for multi-standard, multi-resolution video in System-on-Chip (SOC) designs Targeted at mobile handsets and personal media players (PMPs), these video subsystems are fully programmable to support all popular VGA and standard definition (SD, also known as D1) video codecs with resolutions up to 720x480 (NTSC) and 720x576 (PAL) including H.264 Main Profile, VC-1 Main Profile, MPEG-4 Advanced Simple Profile (ASP), and MPEG-2 Main Profile, each of which is available from Tensilica
This article was originally published on Electronicstalk on 30 Mar 2005 at 8.00am (UK)
Related stories
Top score posted for licensable processor core
Tensilica has announced that it has posted the highest score ever recorded for a licensable processor core, and the highest absolute score ever published for any processor on EEMBC.
Configurable processors enable latest DSL design
UpZide is to develop a reference design using multiple Xtensa LX processors from Tensilica to implement the VDSL2 standard.
Lower resolutions such as QCIF, QVGA, CIF and VGA are also supported.
The Diamond Standard VDO engines host all the key video processing functions in software on the cores - including the network abstraction layer, picture layer, slice layer, bit-stream parsing and entropy decoding and encoding.
This includes the computationally demanding CABAC (Context Adaptive Binary Arithmetic Coding) decoding in the H.264 Main profile decoder that most other solutions omit, implement in a separate and complex non-programmable hardware block or necessitate more than 700 MHz of general CPU workload which significantly increases power consumption.
Further reading
Optimised core jumps the queue to top benchmark
Tensilica has claimed the highest score ever reported on the Networking Version 2.0 benchmark suite of the Embedded Microprocessor Benchmark Consortium (EEMBC).
Core claims top performance at 90nm node
The Xtensa LX reaches the highest clock rate published to date of any licensable 32bit processor in 90nm technology.
SoC cores take advantage of latest 90nm tools
Tensilica has enhanced its automated configurable processor design methodology to account for common integrated circuit design challenges with 90nm process technology.
By implementing CABAC in instruction set extensions, Tensilica was able to create a low MHz and power efficient version of CABAC in less than half the area of a typical CABAC hardware block.
The Diamond VDO family offers both Baseline and Main profile solut