Virtual silicon modelling made faster: News from Tenison EDA

Note: Readers of the Editor’s free email newsletter will have read this news when it was announced. . It’s free!

Tenison VTOC 2 is the next-generation RTL to C/C++ virtual silicon modelling tool. VTOC 2 provides significant enhancements drawing on the experience of customers since the initial product launch in September 2002. Tenison EDA will exhibit at DAC, Booth 2342.

VTOC 2 represents a further advance in RTL modelling for software environments, giving 10x the performance of the best compiled Verilog.

The tool is ideally suited to any customer needing early "virtual silicon" models that can be used for software/firmware codevelopment and system verification.

Compatibility with existing tools minimises the learning curve when adopting VTOC 2.

A new command line features give enhanced flexibility in building models of partial and incomplete designs, permitting software/firmware coding even earlier in the development cycle.

The improvements have been achieved with the adoption of new optimisation algorithms, developed from the research of Dr David Greaves at Cambridge University, towards the creation of execution models suitable for software modelling.

According to Tenison EDA CEO, Jeremy Bennett, "VTOC 2 has been driven by the needs of our existing customer base.

What we have heard is that speed is the number-one, -two and -three requirement, so we developed a product that meets this fundamental market need".

"Our Network Content Processor is a multi-million-gate design", said Mustafa Hamid, Software Manager at Seaway Networks, a pioneering supplier of network ICs.

"We used VTOC to create a C model of the design RTL.

This allowed us to add new points of visibility into the hardware with models that are about 10 times faster than compiled Verilog".

VTOC 2 will be available in Q3 2003.

Base price is $49,500.

• Tenison EDA: contact details and other news
• Other news in Design and Development Software
• Email this news to a colleague
•
• RSS news feed for Tenison EDA
• RSS news feed for Design and Development Software
• Electronicstalk Home Page

News Release from: Tenison EDA Edited by the Electronicstalk Editorial Team on 2 June 2003

Virtual silicon modelling made faster

VTOC 2 is the next-generation RTL to C/C++ virtual silicon modelling tool.

Note: Readers of the Editor’s free email newsletter will have read this news when it was announced. . It’s free!

News Release from: Tenison EDA
Edited by the Electronicstalk Editorial Team on 2 June 2003