Leading experts in embedded software development

News Release from: Temex
Edited by the Electronicstalk Editorial Team on 15 July 2003

Kit speeds time reference design

Designers using Stratum-1 references can now quickly connect I/O cables to test and validate the performance and design concept of their timing system thanks to a new plug and play development kit.

Note: Readers of the Editor’s free email newsletter will have read this news when it was announced. . It’s free!

Designers using Stratum-1 references, such as GPS, Cesium, Loran-C, CDMA and E1/T1, can now quickly connect I/O cables to test and validate the performance and design concept of their timing system thanks to a new plug and play development kit from Temex. The Jumpstart SynClock+ designer kit (JSDK) overcomes the time and hassle associated with interconnecting and testing the complete timing system with other peripheral systems such as PCs, test instruments, and power supplies. The JSDK includes an easy-to-use evaluation board to plug in Temex' smart SRO-100/75 rubidium SynClock+ units, a CD-ROM and a user manual.

The CD-ROM contains the iSync+ Manager application to set up, configure, test and control the SynClock+.

The Temex SRO-100/75 is a patented, low-cost synchronised rubidium clock, which features a host of value-added integrated synchronisation functions through its advanced SmarTiming+ technology.

It allows customers to reduce cost and size by integrating synchronisation features into one standard package, where they were previously implemented externally on a complex, separate circuit.

The JSDK, excluding the SynClock+, is readily available.

Temex: contact details and other news
Other news in Reference Designs
Email this news to a colleague

RSS news feed for Temex
RSS news feed for Reference Designs
Electronicstalk Home Page

 
Advertisers! Download our free 2006 media pack now