Click on the advert above to visit the company web site
Product category: Intellectual Property Cores
News Release from: Synopsys | Subject: DesignWare USB
Edited by the Electronicstalk Editorial Team on 05 February 2008
Sleep state cuts USB power consumption
Request your FREE weekly copy of the Electronicstalk email newsletter. News about Intellectual Property Cores and more every issue. Click here for details.
The DesignWare USB LPM IP digital controller and PHY IP implement a new power sleep state to reduce power consumption.
Synopsys has added support for the USB 2.0 Link Power Management (LPM) and High Speed Inter-Chip (HSIC) standards to its DesignWare USB IP product line The new DesignWare USB LPM and HSIC digital controller and PHY IP reduce power consumption and area for USB-enabled chips
This article was originally published on Electronicstalk on 17 Nov 2003 at 8.00am (UK)
Related stories
IP certified for Hi-Speed USB
The DesignWare USB 2.0 Multiport Host and PHY have become the first host IP building blocks to achieve Hi-Speed certification from the USB Implementers Forum.