Click on the advert above to visit the company web site
Product category: Design and Development Software
News Release from: Synopsys | Subject: Design Compiler
Edited by the Electronicstalk Editorial Team on 09 May 2007
Topographical technology aids ASIC
layout
Request your FREE weekly copy of the Electronicstalk email newsletter. News about Design and Development Software and more every issue. Click here for details.
IBM has added support for topographical technology in its 90 and 65nm based application specific integrated circuit (ASIC) design kits.
IBM has added support for topographical technology in its 90 and 65nm based application specific integrated circuit (ASIC) design kits Synopsys' Design Compiler topographical technology enables IBM's ASIC customers to achieve tighter correlation between design results such as timing and power seen during synthesis and the results achieved after layout