News Release from: Synopsys
Edited by the Electronicstalk Editorial Team on 3 October 2006

Synthesis tool accelerates microdisplay design

Displaytech has used the Design Compiler synthesis tool in designing its next-generation FLCOS backplane for high-resolution high-speed microprojection and holographic data storage systems.

Note: Readers of the Editor’s free email newsletter will have read this news when it was announced. . It’s free!

Displaytech, a world leader in ferroelectric liquid-crystal-on-silicon (FLCOS) microdisplays, has moved to the Synopsys Design Compiler synthesis tool in designing its next-generation FLCOS backplane for high-resolution, high-speed microprojection and holographic data storage (HDS) systems. These new microdisplays deliver high-speed light switching to produce brilliant, real-life digital images. The advanced timing and power synthesis capabilities in the Design Compiler tool proved crucial in meeting Displaytech's design goals within schedule.

'We needed a new synthesis solution to deal with the challenging timing and power goals for our next-generation microdisplays and found Design Compiler to be a superior synthesis solution capable of addressing our design challenges', said Bruce Spenner, Executive Vice President at Displaytech, in Longmont, Colorado.

'In addition, Synopsys demonstrated a real commitment to our success through the excellent support we received throughout the design process, thereby helping us meet our tapeout deadlines'.

Significant enhancements have been implemented in the Design Compiler solution over the last year.

With the introduction of topographical technology, which uses Synopsys' advanced physical implementation technologies to drive accurate timing, designers can now accurately predict post-layout timing, area, and power during synthesis.

As a result, RTL designers can eliminate costly iterations between synthesis and layout and generate a better start point for physical implementation faster.

This, combined with the timing, area, advanced low-power, and runtime improvements in the Design Compiler 2006 release, significantly increases designer productivity and address increasingly complex design challenges.

'We continue to innovate in synthesis to enable our customers to meet their most demanding design challenges while shortening their overall chip development schedules', said Antun Domic, Senior Vice President and General Manager of Synopsys Implementation Group.

'Customers like Displaytech depend on the performance and productivity that Design Compiler delivers to meet their critical time to market goals'.

• Synopsys: contact details and other news
• Other news in Design and Development Software
• Email this news to a colleague
•
• RSS news feed for Synopsys
• RSS news feed for Design and Development Software
• Electronicstalk Home Page

 
Advertisers! Download our free 2006 media pack now