Product category: Intellectual Property Cores
News Release from: Synopsys | Subject: DesignWare for SMIC 130nm
Edited by the Electronicstalk Editorial Team on 11 September 2006
Mixed-signal IP moves to 130nm process
Connectivity IP is designed for incorporation with Semiconductor Manufacturing International Corporation's 130nm technology.
Synopsys has expanded its DesignWare mixed-signal intellectual property (MSIP) portfolio with the release of connectivity IP for Semiconductor Manufacturing International Corporation's (SMIC's) 130nm technology The mixed-signal PHY IP supports the following protocols: USB, PCIe, SATA and XAUI
This article was originally published on Electronicstalk on 19 Apr 2001 at 8.00am (UK)
Related stories
Synopsis adds crosstalk analysis to timing tool
Synopsys has extended its PrimeTime static timing analysis product to address the challenge of detecting and resolving crosstalk on SoC designs at 0.18 micron and