Product category: Design and Development Software
News Release from: Synopsys | Subject: VCS' SystemVerilog
Edited by the Electronicstalk Editorial Team on 02 November 2005
Simulator helps Exar speed up chip
development
Synopsys has announced that Exar has adopted its VCS comprehensive RTL verification, a key component of the Discovery Verification Platform, to speed chip development.
Synopsys has announced that Exar has adopted its VCS comprehensive RTL verification, a key component of the Discovery Verification Platform, to speed chip development and increase verification quality Exar has taken advantage of VCS' SystemVerilog test bench automation capabilities to rapidly develop an advanced, extensible verification environment based on open standards, leveraging the latest coverage-driven, constrained-random methodologies
This article was originally published on Electronicstalk on 19 Apr 2001 at 8.00am (UK)
Related stories
Synopsis adds crosstalk analysis to timing tool
Synopsys has extended its PrimeTime static timing analysis product to address the challenge of detecting a