Product category: Design and Development Software
News Release from: Synopsys | Subject: DFT Compiler SoCBIST
Edited by the Electronicstalk Editorial Team on 02 October 2002
Logic BIST reduces SoC test data and
time
Synopsys has entered the logic BIST market with DFT Compiler SoCBIST, offering deterministic logic BIST capabilities.
Synopsys has entered the logic BIST market with DFT Compiler SoCBIST, offering deterministic logic BIST capabilities Compared with full scan, SoCBIST provides designers significant savings in test cost by reducing test time and data volume, while deterministically retaining scan's very high fault coverage
This article was originally published on Electronicstalk on 23 Sep 2003 at 8.00am (UK)
Related stories
Deterministic logic BIST cuts SoC test costs
Toshiba has taped out a high-performance digital image processor chip targeting consumer multimedia applications using Synopsys DFT Compiler SoCBIST's deterministic logic BIST capability.
Proven IP speeds graphics controller design
Silicon-proven DesignWare IP provides a comprehensive suite of digital controllers and mixed-signal PHY to meet power, feature and performance requirements.
It is transparently integrated within Synopsys physical synthesis flows, thereby ensuring designers that design-for-test (DFT) closure and timing closure are always a