Visit the National Instruments web site
Click on the advert above to visit the company web site

Product category: Design and Development Software
News Release from: Synopsys | Subject: NanoSim and SiliconSmart MR
Edited by the Electronicstalk Editorial Team on 13 December 2001

Easier route to SoC memory
characterisation

Request your FREE weekly copy of the Electronicstalk email newsletter. News about Design and Development Software and more every issue. Click here for details.

Synopsys and Silicon Metrics Corp have developed a memory characterisation solution based on Synopsys' NanoSim multilevel mixed-signal simulator and Silicon Metrics' SiliconSmart MR.

Synopsys and Silicon Metrics Corp have developed a memory characterisation solution based on Synopsys' NanoSim multilevel mixed-signal simulator and Silicon Metrics' SiliconSmart MR The solution leverages the NanoSim hierarchical array reduction (HAR) technology and the SiliconSmart MR memory characterisation and modelling tools to deliver production-ready memory models for SoC design