Product category: Design and Development Software
News Release from: Aonix | Subject: Perc Ultra SMP
Edited by the Electronicstalk Editorial Team on 13 June 2008
Java development embraces
multiprocessing
Although Java code does not have to be rewritten to take advantage of symmetric multiprocessing, changes will enable it to efficiently run on multiple processors concurrently.
Aonix is adding symmetric multiprocessing (SMP) capability to its flagship product Perc Ultra Dubbed Perc Ultra SMP, the product will address the added complexities inherent in design, development, and deployment of SMP-targeted applications where the benefits of scalability, portability, and maintainability of Java applications can be fully realised
This article was originally published on Electronicstalk on 27 Mar 2002 at 8.00am (UK)
Related stories
RTOS support for Java virtual machine
The newest release of the NewMonics PERC Java virtual machine (JVM) will support Accelerated Technology's popular Nucleus real-time operating system.
Java virtual machine aims for carrier control
NewMonics has developed the first Java virtual machine specifically for use in the product development life cycle of the management and control plane functions of carrier-class products.
Driven by the pressure to deliver system upgrades with higher throughput and functionality, developers in military and telecommunications sectors - where Perc Ultra SMP will see early adoption - expect multiprocessors to provide a solution.
Notably, as the Java language was initially designed for a multithreaded programming environment, Java code does not have to be rewritten to take advantage of SMP benefits.
However, to fully exploit the predictable capabilities of Perc Ultra's patented garbage collection, changes are being made to enable it to efficiently run on multiple processors concurrently.
Further reading
Hard-real-time Java nears commercialisation
Aonix has made public its plans for delivering safety- and mission-critical Java technologies to its mainstream markets.
Kernel targets embedded Ada95 on PowerPC
Aonix has developed the first language-specific component of SmartKernel, a memory and time-partitioned kernel designed to provide safety and security protection.
Virtual machine tackles large dynamic systems
Perc 4.2 is a clean-room virtual machine expressly created to manage the complexity of large, dynamic real-time systems.
As with Perc Ultra, Perc Ultra SMP garbage collection will be: pre-emptible by higher priority threads; incremental so that when garbage collection is preempted and resumed, it will resume with the next increment of work rather than restarting itself; accurate, meaning it guarantees to reclaim all dead memory; defragmenting through relocation of live objects in order to coalesce discontiguous free segments; and paced so that the memory pool is replenished at a pace consistent with the application's appetite for new memory allocation.
Perc Ultra SMP will fully exploit the capacity of multiple processors to reduce the interference of garbage collection on application threads.
As a highly parallel process, the garbage collector will use idle processors to carry out the garbage collection, working in tandem so that one processor can scan stack memory in search of pointers to live objects while another processor relocates previously identified live objects.
With Perc Ultra SMP, all Java threads access the same shared objects.
Because of this, objects are free to relocate themselves within memory and threads are able to migrate between processors.
To handle this generality, Aonix has developed a special patent-pending synchronisation technique that ensures that an application thread on one processor does not attempt to access an object while another process is relocating the desired object as part of the garbage collection process.
This performance-optimised solution hinges on the generation of specialised code sequences by the Perc Ultra SMP JIT compiler and on an enhanced real-time garbage collection algorithm.
"We've been carefully watching for an escalation of demand for SMP in deeply embedded systems", noted Gary Cato, Aonix Director of Marketing.
"Customer demand has expedited Aonix's SMP development plans".
"With increased market adoption, we are taking our plans to develop SMP functionality in Perc off the drawing board to meet an earlier-than-expected update requirement".
"The embedded real-time industry is beginning to exploit the performance benefits offered by SMP architectures, and we look forward to meeting that need".
Perc Ultra SMP is scheduled for early adopter delivery in Q3 2008 with general product release expected in Q4 2008.
Perc Ultra SMP will initially be available for commercial Linux RTOSs and subsequently released for traditional proprietary RTOSs.
Perc development tools are available at no charge in combination with a maintenance contract.
Target execution and deployment licence pricing starts at US $25,000 based on projected volume.
Perc Ultra is also available with special bundling discounts when licensed together with Perc Pico.
• Aonix: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page