Visit the Avago Technologies web site

Digital PLL meets Sonet synchronisation specs

A Zarlink Semiconductor product story
More from this company More from this category
Edited by the Electronicstalk editorial team May 12, 2003

A new fully featured, high-speed digital timing chip allows equipment designers to quickly and cost-effectively meet Sonet/SDH network synchronisation requirements.

A new fully featured, high-speed digital timing chip allows equipment designers to quickly and cost-effectively meet Sonet/SDH netw