Product category: Intellectual Property Cores
News Release from: M2000 | Subject: FlexEOS
Edited by the Electronicstalk Editorial Team on 1 June 2004
IP embeds FPGA functions on ASICs
FlexEOS embedded FPGA technology from M2000 has been successfully manufactured on a test chip in CMOS 130nm technology
This means that a "silicon-proven" FPGA macro is now available to ASIC designers who want to add "on-silicon" logic programmability to a design. Many fields of application can benefit from FlexEOS technology, including wireless infrastructure equipment, security, printers, automotive, set-top-boxes, HDTV and imaging.
Related stories
Embedded FPGA cores are ready to run at 90nm
M2000 FlexEOS embedded FPGA macros have now been production proven in 90nm CMOS technology and are ready for volume manufacture
32bit cores gain DSP companions
Cast now offers a digital signal processing coprocessor for the APS family of 32bit processor IP cores
"FlexEOS embedded FPGA macros use proprietary developments of the latest technology to achieve architectural density which is design-proven", said Gabriele Pulini, Vice President for Marketing and Sales at M2000.
He went on to add: "Among the major benefits that FlexEOS cores bring to ASIC design, one of the first is competitive advantage by making products flexible".
"Designers can now change the logic functions of an ASIC, or add new ones, using simple software tools".
"Secondly, a single platform ASIC can now be designed to support future product evolutions with no additional NRE investment".
Frederic Reblewski, President and cofounder of M2000, remarked: "FlexEOS uses an innovative architecture designed for full and fast reprogrammability".
Further reading
Synthesisable 32bit processors run past 1GHz
Next-generation processor core family is based on an innovative embedded microarchitecture
65nm process PHY meets USB specs
USB 2.0 PHY is first IP for TSMC's 65nm process to successfully pass the USB Implementers Forum High-Speed On The Go PHY certification
Optimised decoder cuts power budget for MP3
Tensilica has produced an optimised version of the industry-standard MP3 decoder for its Xtensa HiFi 2 Audio Engine and Diamond Standard 330HiFi processor core
"Its high density gives optimised silicon area, low consumption and high speed".
"The I/O interfaces are completely flexible".
He also insisted: "An efficient and flexible software flow is as important as optimised hardware architecture, both when integrating the macro on silicon, and also when customising the macro in a specific application environment".
"FlexEOS macros come with a state-of-the-art software tool suite for rapid compilation of new applications which can then be dynamically loaded into the FlexEOS core".
FlexEOS cores are hard macros available in different sizes, and which are portable to any silicon technology.
Their logic consists of an array of SRAM-based multi function logic cells (MFCs), reprogrammable structures which contain a four-input look-up table (LUT) and a flip-flop.
A multilevel routing hierarchy interconnects the MFCs.
All the core I/Os are symmetrical so that a predefined I/O placement is never a constraint when mapping a new function.
Any input can be used as a clock input, which allows multiple independent clock domains.
As an example, a FlexEOS core comprising 3072 MFCs represents the equivalent of approximately 30,000 ASIC gates.
Such a core has a size of 4.5mm2 in 130nm technology, and a configuration file of 28Kbyte which can be loaded in 0.5ms at 100MHz.
The maximum measured speed of this core is 700MHz.
The FlexEOS software flow is fully automatic, efficient and rapid, and is designed to interface with popular ASIC design flows.
Users can quickly and easily map a design to the core, and generate a simulation and timing model for full system verification.
The FlexEOS business model is based on a licence fee and royalties related to the production volume and type of macro.
• M2000: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Related Business News
Cast Selects Avery Design Systems For...
...Pci Express Verification Ip. Semiconductor intellectual property provider CAST, Inc. today announced that it has begun using the PCI-Xactor test environment from Avery Design Systems to verify its current and future PCI Express IP cores.
Vsia Announces Release Of Qip Metric...
...Now Publicly Available With Hard Ip Extension. The VSI Alliance , the leading IP standards body for the electronics industry, today announced the Quality IP Metric version 3.0, which includes the hard IP extension, is now publicly available.
Gda Technologies Selected By Renesas Technology...
...For Pci Express To Amba Axi Bridge. Gda Technologies, Inc., a fast growing supplier of Intellectual Property and Electronic Design Services , today announced that Renesas Technology Corp., a leading semiconductor company, has selected GDA for development of a PCIE 2 AMBA AXI Bridge to be
Atmel Licenses ARM1176JZF-S Processor
Rousset, France (ots/PRNewswire) - - Extends Atmel's Roadmap of Upwards-Compatible ARM Technology-Based on 32-bit Microcontrollers From the ARM7 Family Through to the ARM9 and ARM11 Families Atmel(R) Corporation (Nasdaq: ATML) announced ...
ots: Atmel Licenses ARM1176JZF-S Processor
Börsennachrichten und aktuelle Meldungen aus Wirtschaft und Finanzen. Marktberichte und News zu Investmentbanking und Fonds - Börsennachrichten bei Stock World.
Search the Pro-Talk network of sites
