Product category: Programmable Logic Devices
News Release from: Lattice Semiconductor UK | Subject: LatticeECP2/M devices
Edited by the Electronicstalk Editorial Team on 29 September 2006
Low cost FPGAs turn to display
interfacing
Display interface reference design implements 7:1 source synchronous LVDS interfaces commonly found in display applications.
Lattice Semiconductor has released a free display interface reference design that illustrates how to use the pre-engineered I/O components within its low cost LatticeECP2 and new LatticeECP2M FPGA families to implement the 7:1 source synchronous LVDS interfaces commonly found in display applications Lattice also announced its plans for a series of daughter boards that can be used with the existing LatticeECP2 Advanced Evaluation Board to quickly test this reference design for display applications
This article was originally published on Electronicstalk on 23 Mar 2001 at 8.00am (UK)
Related stories
Big, fast and wide PLDs in full production
Lattice Semiconductor has announced the completion of the production release of its second-generation SuperFAST BFW (Big-Fast-Wide) family, the ispLSI 2000VE family.