Product category: Communications ICs (Wired)
News Release from: Inphi Corp | Subject: 3200EC
Edited by the Electronicstalk Editorial Team on 20 February 2008
Clock recovery chip enables 10Gbit/s
comms
Single-chip device integrates patented analogue signal processing EDC technology with XFI-compliant transmit and receive CDRs in a compact 7 x 7mm QFN package.
New from Inphi Corp, the 3200EC is a 10Gbit/s dual clock data recovery (CDR) chip with electronic dispersion compensation engine (EDC) for use in 10GBase-LRM (LRM) XFP modules The feature-rich single-chip device integrates Inphi's patented analogue signal processing EDC technology with XFI-compliant transmit and receive CDRs in a compact 7 x 7mm QFN package
This article was originally published on Electronicstalk on 13 Oct 2004 at 8.00am (UK)
Related stories
Clock buffer enables novel memory modules
Zero-Buffer DDR (ZB-DDR) technology is a novel technique for unbuffered memory modules developed jointly by memory supplier OCZ Technology Group with Inphi Corp.
Register and PLL boost memory module bandwidth
Inphi Corp is delivering the industry's first register and phase lock loop for registered DIMMs operating at 667 and 800Mbit/s using DDR2 technology.
Replacing up to three separate chips, the 3200EC simplifies th