Click on the advert above to visit the company web site
Product category: Design and Development Software
News Release from: Incentia Design Systems
Edited by the Electronicstalk Editorial Team on 17 July 2003
Toshiba picks static timing analyser
Request your FREE weekly copy of the Electronicstalk email newsletter. News about Design and Development Software and more every issue. Click here for details.
Toshiba has selected Incentia's TimeCraft full-chip gate-level static timing analyser for timing verification of its multi-million-gate high-performance SoC designs.
Toshiba has selected Incentia's TimeCraft full-chip, gate-level static timing analyser (STA) for timing verification of its multi-million-gate, high-performance SoC designs Toshiba and Incentia have signed a multi-year agreement for widespread use of TimeCraft