Click on the advert above to visit the company web site
Product category: Design and Development Software
News Release from: HDL Works | Subject: Ease 5.2
Edited by the Electronicstalk Editorial Team on 09 September 2004
Environment manages mixed language
design
Request your FREE weekly copy of the Electronicstalk email newsletter. News about Design and Development Software and more every issue. Click here for details.
HDL Works describes Ease 5.2 as the ideal design entry environment for VHDL, Verilog and mixed language designs for FPGA and ASIC design.
HDL Works describes Ease 5.2 as the ideal design entry environment for VHDL, Verilog and mixed language designs for FPGA and ASIC design Synthesis and simulation tool independency enables users to select their favourite tools while setting up a complete design flow