FPGA, Programmable Logic Devices, Flash, Antifuse
Click on the advert above to visit the company web site

Product category: Programmable Logic Devices
News Release from: Cypress Semiconductor | Subject: Multiclock CY27EE16
Edited by the Electronicstalk Editorial Team on 4 February 2003

Programmable clock stores multiple configurations

Register for the FREE Electronicstalk email newsletter now! News about Programmable Logic Devices and more every issue. Click here for details.

Cypress Semiconductor is sampling its third-generation in-system-reprogrammable clock generator, the Multiclock CY27EE16

The new Multiclock CY27EE16 has a built-in charge pump, enabling the designer to program or reprogram the device in-system without requiring any special external programming voltage or having to resort to an external programmer. Cypress is providing a complete timing solution with its innovative CyberClocks timing development tool suite, which supports Cypress's full line of programmable clocks.

CyberClocks supports the CY27EE16 by allowing the system designer to customise his requirements in real time, under a programming simulation environment on his personal computer.

The CY27EE16 is in-system programmable via an industry-standard I2C interface, and contains 2Kbit of EEPROM memory for storing clock configuration data plus an additional 16Kbit of independent EEPROM memory.

System designers can use this "extra" memory to store system information including revision levels, service codes, software patch information or any other changeable information without the need for additional memory chips.

In addition, designers can use the 16Kbit of memory to create multiple clock configurations on a single device.

For example, customers can store up to eight different spread-spectrum profiles for use at any given time.

"Cypress's timing solutions conserve cost and board space in a broad range of applications, from consumer electronics to communication systems", said John Wunner, Marketing Manager for Cypress's Timing Technology Division.

"We're taking our leadership position one step further with this next generation of clocks that provide advanced functionality while radically simplifying timing design when used in conjunction with our easy-to-use CyberClocks software development tool suite".

CyberClocks development software simplifies timing design by introducing a "black-box" approach to configuring programmable clocks.

While traditional software models cater to engineers who understand phase-locked loop (PLL) technology, the black-box approach of CyberClocks enables anyone, without any knowledge of the workings of a PLL, to simply specify input and output clock requirements and allow CyberClocks to compute the best configuration.

CyberClocks software performs exhaustive computation on the requirements and optimises the results to meet all the performance parameters set by the designer.

The embedded design rule checking of the CyberClocks software ensures that the PLL system achieves stability under all valid programming conditions and data sheet parameters.

CyberClocks integrates Cypress's entire suite of timing software tools (CyClocksRT, CyClocks and RoboConfig) into one easy-to-use package.

Samples of the CY27EE16 are available now in 20-pin EP-TSSOPs.

Pricing starts at $2.45 in quantities of 10,000.

CyberClocks software is free and can be downloaded from the Cypress Semiconductor website.

Cypress Semiconductor: contact details and other news
Email this article to a colleague
Register for the free Electronicstalk email newsletter
NEW
Electronicstalk Home Page

Related Business News

Uarts Meet Eia/tia-485 Specifications.
Operating from single 3-5.5 V supply at data rates up to 8 Mbps, series XR19L402/400 single/dual-channel 8-bit UARTs with integrated RS-485 transceiver work in active, partial sleep, full sleep, and power-save modes.

Cut FPGA power usage
Designers should consider BOM, cost, power board size and time-to-market when creating a new design. Hezi Saar gives tips and tricks about the factors in selecting an FPGA to implement the design.

Taiwan stocks end down in biggest...
...drop in over 1 yr. Taipei, July 27 (Reuters) - Taiwan shares fell 4.22 percent on Friday to their lowest close in three weeks, marking their largest one-day percentage drop in more than a year, after a sell-off on Wall Street hurt big exporters such as TSMC .

Nippon Oil Aug refining seen flat, eyes Sudan crude
Tokyo, July 27 (Reuters) - Japan's top oil refiner Nippon Oil Corp. will keep its August processing volumes steady versus a year ago to meet summer gasoline demand and is seeking more Nile Blend crude to meet higher utility use.

Fluor Gains Eastman Chemical Gasification Plant Feed Work
Fluor Corporation announced today that it was selected by Eastman Chemical Company to provide front-end engineering and design work for a $1.6 billion gasification project along the Texas Gulf Coast.

Search the Pro-Talk network of sites

FPGA, Programmable Logic Devices, Flash, Antifuse