Test, Measure and Automate Your World
Click on the advert above to visit the company web site

Product category: Design and Development Software
News Release from: Cadence Design Systems
Edited by the Electronicstalk Editorial Team on 29 November 2005

Encounter Test family
validated on Agilent's 93000

Register for the FREE Electronicstalk email newsletter now! News about Design and Development Software and more every issue. Click here for details.

The Cadence Encounter Test family of products has been validated on Agilent's 93000 SOC Series automated test system

With this validated test and diagnostic flow between electronic design automation (EDA) and automated test equipment (ATE), joint customers can be confident of higher-quality tests, faster test program creation, and more rapid resolution of yield limiters for their most challenging nanometre designs.

The validation of the test and diagnostics flow enables interoperability through industry-standard formats including Standard Test Interface Language (STIL) and Waveform Generation Language (WGL).

This interoperability is critical for a smooth hand-off between the Encounter True-Time Delay Test and Agilent 93000 users and for shortening the time to fully operational production test.

'As a result of our work with Cadence on this important project, our joint customers will have confidence in their test and yield diagnostics flow when they use Encounter Test on the Agilent 93000', said Pascal Ronde, Vice President of Agilent's Semiconductor Test Solutions.

'This linking of EDA and ATE for test generation and diagnostics removes a significant barrier to meeting critical time-to-market requirements faced by semiconductor companies without such a validated flow'.

The collaboration also validated Encounter Diagnostics, which identifies critical design-related issues by analysing failure data from automated test systems to identify sources of yield loss.

This requires full compatibility with the tester to assure that tester failure data efficiently interfaces to Encounter Diagnostics' Chip Pad Pattern (CPP) format.

'This level of interoperability between test generation, ATE and diagnostics will speed our customers' test development time, improve product quality, and shorten yield ramp times', said Sanjiv Taneja, Vice President of R and D for Encounter Test, at Cadence.

'The efforts of Cadence and Agilent demonstrate both companies' commitment to address our customers' needs through a tight collaboration'.

Cadence Design Systems: contact details and other news
Email this article to a colleague
Register for the free Electronicstalk email newsletter
NEW
Electronicstalk Home Page

Related Business News

Icoa Is Partnering With Anchorfree To...
...Enhance And Monetize Thousands Of Wi-fi Hotspots. Icoa, Inc., a national provider of wireless broadband Internet access and managed network services in high-traffic public locations, and AnchorFree Inc., a rapidly growing Wi-Fi community powered by advertising, have announced today that they are partne

Olympics raises demand for IT contractors
The number of IT contractors working in the engineering sector has almost doubled in 12 months because of demand generated by the 2012 Olympics, according to contractor Giant Group PLC.

Stellar Appoints CIO to Lead Call...
...Centre Outsourcing Technology Strategy. Stellar, a leading global business process outsourcing provider, today announced that Warwick Marx has been appointed Chief Information Officer of Stellar Asia Pacific.

Dell pushes for better Linux drivers
Dell wants to see better software drivers for Linux so that the firm can ship more notebooks and desktops running the operating system, according to one of its software engineers.

Eds Sales Take A Tumble
Dave Friedlos, Computing , Thursday 17 May 2007 at 00:00:00 But experts say downturn may reflect market weakness, writes Dave Friedlos Outsourcing giant EDS has released disappointing first-quarter figures showing slower growth and fewer con

Search the Pro-Talk network of sites

Test, Measure and Automate Your World