Product category: Design and Development Software
News Release from: Cadence Design Systems | Subject: Incisive Formal Verifier
Edited by the Electronicstalk Editorial Team on 4 May 2005
Formal verification comes
to the desktop
Cadence Design Systems has released the Incisive Formal Verifier, extending the power of formal analysis to designers' desktops
Related stories
Verification reveals more bugs for Ubicom
Ubicom, a leading developer in communications and media processor (CMP) and software platforms, has incorporated the Cadence Incisive Formal Verifier solution into its overall design flow
Router adds intelligence to automation
Revolutionary technology provides PCB designers with an automated, intelligent planning and routing environment
Combined with Cadence simulation, acceleration and emulation technologies, the Incisive Formal Verifier enables designers to improve the productivity and quality of functional verification earlier in the design and verification process. Customers can reduce production schedules significantly because design engineers can begin verification as they are designing the chip.
An integral part of the Incisive verification platform's assertion-based verification (ABV) offering, formal analysis does not require a set of test vectors, which means functional bugs can be detected months before testbench development and simulation.
Incorporating Formal Verifier into verification flows can help minimise silicon respins and improve the quality of design.
Formal analysis methods can statically expose corner-case functional bugs that are difficult - sometimes impossible - to detect with dynamic verification techniques like simulation, acceleration or emulation.
'We conducted an extensive evaluation of leading static property checkers and chose the Incisive Formal Verifier for production flow adoption', said Bernd Zombek, Project Manager, Siemens.
'It enables us to begin verification months before the testbench is ready, which improves productivity for our design and verification teams'.
Further reading
Tool detects issues in design constraints
Faraday Technology Corp uses Encounter Conformal Constraint Designer technology to validate customers' design constraints, ensuring the quality of the design before implementation
Design flow adds assertion-based formal analysis
3Leaf Networks has incorporated the Cadence Incisive Formal Verifier into its overall design flow for assertion-based formal analysis
Verification and custom businesses lead growth
Cadence Design Systems has reported fourth quarter 2006 revenue of US $431 million, an increase of 14% over the $378 million reported for the same period in 2005
Freescale takes kit route to analogue improvement
Freescale Semiconductor has adopted the Cadence AMS Methodology Kit to leverage key capabilities of advanced analogue/mixed-signal technologies, flows and methodologies
'Incisive Formal Verifier is easy to adopt and almost anyone can use it after some basic assertion training'.
Incisive Formal Verifier employs the same set of assertions supported across the entire Incisive platform.
With this broad support, designers can begin writing and verifying assertions using formal analysis prior to simulation.
As the blocks are integrated, the same assertions can be used in the Incisive Unified Simulator and later in the Incisive Palladium II accelerator/emulator, enabling a continuous, synergistic flow throughout the entire platform.
Although Formal Verifier works synergistically with Incisive Unified Simulator, it can also be deployed in flows that use other simulators.
Incisive Formal Verifier supports designs using Verilog, SystemVerilog, VHDL and mixed-language environments, with assertions written in PSL and SVA, or using OVL and the Incisive Assertion Library.
A wide range of complementary leading-edge formal engines is provided, along with automatic assertion extraction, formal coverage metrics, and advanced usability and debug features.
'The introduction of the Incisive Formal Verifier product represents an evolutionary change in how designers will design and verify large, complex chips', said Mitch Weaver, Vice President and General Manager, Systems and Functional Verification, Cadence.
'Functional verification has been a significant challenge in the chip-design process and having the ability to formally verify assertions substantially increases our customers' productivity, while improving the quality of the design'.
The Incisive Formal Verifier has already been deployed by several key customers and is now available to the general public.
• Cadence Design Systems: contact details and other news
• Email this news to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
