Product category: Design and Development Software
News Release from: Aldec | Subject: Active-HDL 6.3
Edited by the Electronicstalk Editorial Team on 20 October 2004
Software supports native SystemC
cosimulation
The latest version of Active-HDL incorporates a direct simulation kernel connection to SystemC, as well as an all new accelerated waveform viewer.
The latest version of Active-HDL incorporates a direct simulation kernel connection to SystemC, as well as an all new accelerated waveform viewer, creating a highly efficient cosimulation and debugging environment for electronic system-level design and verification Aldec has implemented a direct kernel connection between Active-HDL's mixed-language VHDL and Verilog HDL compilers and the C/C++ compiler providing a seamless cosimulation environment for SystemC, independent of the entry language
This article was originally published on Electronicstalk on 26 Jan 2005 at 8.00am (UK)
Related stories
Design software is made for Altera
Available now from Aldec, Active-HDL 6.3, Altera Edition features direct support and automation for Altera's Quartus II design software version 4.2, Stratix II FPGAs and HardCopy II structured ASICs.