Analyser keeps watch over design for test rules
An Asset InterTech product story
Edited by the Electronicstalk editorial team Oct 21, 2005
A new DFT analyser reduces manufacturing and tests costs by validating the boundary-scan design-for-test features in a circuit board design before any prototypes are assembled.