Product category: Communications ICs (Wired)
News Release from: Avago Technologies | Subject: SPI-4.2 ASIC core
Edited by the Electronicstalk Editorial Team on 22 June 2004
ASIC core boosts System Packet Interface
bandwidth
A new SPI-4.2 ASIC core from Agilent Technologies demonstrates breakthrough data transfer performance of 1Gbit/s, surpassing the previous industry best of 800Mbit/s.
A new SPI-4.2 ASIC core from Agilent Technologies demonstrates breakthrough data transfer performance of 1Gbit/s, surpassing the previous industry best of 800Mbit/s This increase in performance allows network switch and router equipment to offer faster processing of voice and data streams
This article was originally published on Electronicstalk on 8 Nov 2004 at 8.00am (UK)
Related stories
High brightness on surface mount LEDs.
Agilent Technologies has introduced a series of surface-mount LEDs designed and qualified specifically for automobile interior and exterior lighting applications.
Hot-pluggable transceiver for Fibre Channel
Agilent Technologies has announced volume availability of its 2Gbit/s small-form-pluggable (SFP) fibre-optic transceiver for Fibre Channel storage area networks (SANs).
The SPI-4.2 interface standard enables a single piece of equipment to support all major communications protocols used in datacomms and telecomms applications.
"Our customers look to us to squeeze every ounce of performance out of new ASIC and IP technologies", said James Stewart, Vice President and General Manager of Agilent's ASIC Products Division.
"Our silicon demonstration of a SPI-4.2 ASIC core operating at 1Gbit/s is an industry first and gives our networking customers the extra performance they need to competitively differentiate their products".
"This is yet another example of Agilent's ability to synthesise, integrate and characterise complex IP to reach optimal performance levels".
Agilent licensed the SPI-4.2 core from Silicon Logic Engineering (SLE), a provider of high-end digital ASIC and system-on-a-chip IP and design services, and implemented it in a 0.13-micron CMOS manufacturing process.
Agilent co-operated with SLE to reach the 1Gbit/s performance level by designing a custom implementation of the receiver delay line without altering SLE's fundamental architecture.
The SPI-4.2 ASIC core, from Agilent's Semiconductor Products Group, includes both the physical and link layers and incorporates a proprietary real-time tuning algorithm.
It is a fully digital, standard cell-based implementation that requires no PLLs or DLLs.
The core is ideal for packet and cell transfer in applications such as 10Gbit/s Ethernet, OC-192 ATM and packet over Sonet/SDH.
Developed by the Optical Internetworking Forum, the SPI-4.2 standard is fast emerging as one of the most important integration standards in the history of telecommunications and data networking.
It is a high-speed interconnection for 10Gbit/s aggregate bandwidth applications.
SPI-4.2 supports multiple protocols to enable the convergence of LAN, MAN, WAN and SAN environments, including Ethernet for the LAN, Sonet/SDH for the MAN/WAN, and Fibre Channel for the SAN. Request a free brochure from Avago Technologies ...
• Avago Technologies: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
