Product category: Programmable Logic Devices
News Release from: Altera Europe | Subject: Stratix III
Edited by the Electronicstalk Editorial Team on 10 November 2006
FPGAs raise performance but cut power
The Stratix III FPGA family is claimed to deliver the industry's lowest power consumption of any high-density, high-performance programmable logic device.
Altera Corp has announced its Stratix III FPGA family, claimed to deliver the industry's lowest power consumption of any high-density, high-performance programmable logic device Built on TSMC's 65nm process, Stratix III FPGAs feature groundbreaking innovations including hardware architecture advancements and Quartus II software enhancements
This article was originally published on Electronicstalk on 19 Apr 2007 at 8.00am (UK)
Related stories
Coprocessor module built using FPGA
High performance bus to supply additional processing power to Intel Xeon processor-based servers is based on the power of a coprocessor module built using a Stratix III FPGA.
FPGAs speed DDR3 memory adoption
Stratix III FPGAs support DDR3 with a maximum clock speed of 400MHz and maximum datarate of 800Mbit/s.
Working together, these new features deliver 50% lower power, 25% higher performance and 2x the density compared with previous generation Stratix II devices.
Altera Stratix III FPGAs feature two new technologies that dramatically lower power while meeting high-performance requirements.
Reduced power