Click on the advert above to visit the company web site
Product category: Programmable Logic Devices
News Release from: Altera Europe | Subject: Stratix II
Edited by the Electronicstalk Editorial Team on 08 February 2006
Speedy FPGAs keep up with DDR2 SDRAMs
Request your FREE weekly copy of the Electronicstalk email newsletter. News about Programmable Logic Devices and more every issue. Click here for details.
The Stratix II device family is qualified to support the 667Mbit/s DDR2 SDRAM interface datarate, which will be standardised later this year.
Altera's Stratix II device family is qualified to support the 667Mbit/s DDR2 SDRAM interface datarate A new autocalibrating PHY memory interface controller intellectual property (IP) core and the superior signal integrity of its Stratix II FPGAs enables Altera to deliver this high datarate to designers of high-speed applications
This article was originally published on Electronicstalk on 27 May 2008 at 8.00am (UK)
Related stories
Software upgrade provides speed boost
Customers using the 8.0 release to design Altera's 65nm Stratix III FPGA