Product category: Programmable Logic Devices
News Release from: Actel Europe | Subject: Libero 6.3 software
Edited by the Electronicstalk Editorial Team on 09 November 2005
Secure design flow for complex FPGA
development
The latest version of Libero 6.3 software provides a secure design flow for integrating Actel's CoreMP7, the soft ARM7 family processor, into Actel's non-volatile field-programmable gate arrays.
The latest version of Libero 6.3 software provides a secure design flow - from synthesis through implementation - for integrating Actel's CoreMP7, the industry's first soft ARM7 family processor, into Actel's single-chip, non-volatile field-programmable gate arrays (FPGAs) With this software release, Actel builds on the capabilities of its industry-leading SmartTime static timing analysis environment to deliver enhanced minimum-delay support, uniquely enabling precision hold-time characterisation for high-speed FPGAs
This article was originally published on Electronicstalk on 13 May 2008 at 8.00am (UK)
Related stories
Plug-in cards speed specific FPGA designs
HMI and miniature motor control daughtercards enable designers to shave months off of their design time and easily meet the most stringent power budgets.
FPGA family promises more for less
Low-power field-programmable gate arrays claim the industry's best power-, area-, logic- and feature-per-I/O ratios in a programmable device.
The enhanced software also automates the task of I/O voltage assignment and supports Actel's new RTAX4000S devices, the industry's highest density